Freaks City

When iterating on RTL, I keep the interface definition in a Markdown table and the implementation in Verilog. Manually keeping the two in sync is error-prone, so I wrote a pair of lightweight Python utilities that convert the Markdown table to a stub module and vice-versa. A third helper explodes the same table into an Excel sheet that the back ...