Freaks City

GDT and Segmentation Mechanism At boot, x86 CPUs operate in real mode using segmented addressing: segment register × 16 + offset register yields physical addresses. This legacy approach lacks security features and modern multitasking support. In protected mode, all 32 address lines become active, enabling 4GB physical addressing. Memory segment ...

Paging Mechanism The compiler treats addresses as contiguous sequences, known as linear addresses. In a segmented-only model, the CPU treats linear addresses as physical addresses directly. However, this traditional approach has significant limitations: Segmentation requires each segment's memory to be contiguous. When allocating large memory ...

Introduction Modern computing systems encompass various interconnection structures within CPUs, SoCs, boards, and between boards. These are predominant bus-based architectures. To understand how "consistency" and "coherence" relate to internal CPU interconnects, categorizing these structures becomes essential. Components in ...

Modern operating system kernels rely fundamentally on interrupt-driven execution. Interrupts enable asynchronous event handling—such as hardware signals, exceptions, and system calls—without requiring constant polling or blocking waits. Interrupt Classification External Interrupts Maskable interrupts arrive via the INTR pin and can be disabled ...