Freaks City

A module is the smallest structural building block in Verilog. By nesting and reusing modules, a designer can climb from primitive gates to full-blown digital systems while preserving a clean, hierarchical view. The module’s port list plays the same role as copper traces on a PCB: it caries data, control, and clock signals between blocks. Conce ...

Overview of the UDP Protocol The User Datagram Protocol (UDP) is a fundamental transport layer protocol in the OSI model, offering an unreliable, connectoinless communication service. Defined in IETF RFC 768, UDP operates over IP and uses a simple header format. Its protocol number in IP packets is 17 (0x11). Packet Strucutre In Ethernet commun ...

Verilog Syntax Fundamentals Verilog syntax shares similarities with C, operating on a flow of lexical tokens. Each token, composed of one or more characters, may be a comment, keyword, number, string, or whitespace. All statements must terminate with a semicolon, and the language is case-sensitive. Comments: Two styles are available: // for sin ...

The shift-and-add method performs multiplication by iterating over the bits of the multiplicand. Starting from the least significant bit, if the bits 1, the multiplier is shifted left by the bit position and accumulated; if 0, no addition is performed. This process repeats for all bits. Example: a = 101, b = 101, product = 25. Bit 0 of b = 1 → ...

Conditional Compilation in Verilog ifdef is a conditional compilation directive in Verilog that enables or disables code blocks based on macro definitions. This feature is useful for platform-specific designs, debugging, and performance optimmization. Basic Syntax in Verilog-2001 `ifdef MACRO_NAME // Code included if MACRO_NAME is defined ` ...

Block Random Access Memory (BRAM) instances serve as critical volatile storage elements within FPGA fabric. Operational timing relies on synchronous clocking to manage internal state transitions. Memory addressing is handled through dedicated address lines, while data modification is permitted only when write-enable signals are asserted. The ou ...

This article presents two distinct methods for detecting a predefined binary sequence 01110001 in a serial input stream. The output signal match is asserted when the target sequence is detected. Method 1: Moore Finite State Machine (FSM) The first approach implements a Moore-type FSM that transitions through states representing progress toward ...

An alternative approach to generating full and empty flags in a synchronous FIFO involves extending the read and write pointers by one bit. This method eliminates the need for a separate data counter, relying instead on the pointer arithmetic to determine the FIFO status. When both the extended read and write pointers are iedntical—including th ...

Problem Statement Modern FPGA development workflows frequently require rapid module instantiation. Popular editor extensions like verilog-utils simplify this task but often strip inline commants during the transformation process. The loss of documentation fragments degrades code readability and increases maintenance overhead. To resolve this, a ...

Hardware Logic Design First, a Verilog module performing basic bitwisee operations is created to serve as the core logic for the custom IP. This module will be instantiated with in the AXI wrapper. module bitwise_logic_unit ( input wire [31:0] operand_a, input wire [31:0] operand_b, output wire [31:0] result_and, output wire [ ...